Senior Engineer I-Design Jobs

Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.
People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.
Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.
Visit our careers page to see what exciting opportunities and company perks await!

The Senior Engineer in the Microchip Data Center Solutions group, will get
hands-on experience developing our next generation of storage controller SOC products. This will involve taking a design from initial concept to production form. Throughout, you will work alongside experienced engineers and be exposed to Microchip’s Best-In-Class engineering practices. Working side-by-side with some of the brightest minds and most innovative people in the industry, you won't just fill a position, you will be given an opportunity to work on a team where your contributions matter.
The Senior Engineer will be responsible for design, verification, emulation, and/or validation of digital integrated circuits at the block level, top level, and/or solution level. You will be challenged and encouraged to discover the power of innovation. Microchip fosterscontinuous learning in a challenging and rewarding environment. If this sounds like the kind of environment you'd like to participate in, we'd like to hear from you!
Job Responsibilities May Include Any Of The Following

• Architecture, design, verification and implementation of digital semiconductor devices including: RTL development, verification, synthesis, physical layout support, static timing analysis and DFT.
• Develop circuits for subsystems using Digital Design techniques. Implement through RTL coding in System Verilog and synthesis into logic gates.
• Support of products from Specification through to Production by interacting with Engineers in Physical Design, Validation, Applications, Software/Firmware, Product Marketing and Production Engineering
• Design of verification testbenches in System Verilog and execution of test plans using verification methodologies such as UVM.

Requirements/Qualifications

• Experience with coding and design of synthesizable logic using System Verilog
• Experience with VHDL is an asset
• 4-5 years of industry experience
• Ability to quickly ramp on new projects
• Strong coding / scripting skills with languages such as C/C++, Python and Perl
• Experience with micro-processors is an asset
• Experience with Specman/e verification language is an asset
• Experience with one or more of the following communication protocols (PCIe, CXL, DDR, SAS, SATA)
• Experience with low power design techniques is an asset
• Experience with Synopsys or Cadence tool flows for synthesis, verification or STA is an asset
• Excellent communication (written and verbal), and documentation skills
• Experience with 3rd party IP integration and support
• Excellent problem solving and debugging skills
• Experience with UVM verification methodology is an asset
• Familiar with all aspects of the digital ASIC design flow including RTL design and verification

Travel Time
0% - 25%